Reverse-search disclosed semiconductor investors, the companies they backed, relationship scope, technologies, and geographies. Every relationship points to its controlling public disclosure; financing-event participants and company-level capital backers stay distinct.
A relationship means the controlling public announcement names the investor. Financing-event participation and company-level capital-backer disclosure remain separate; neither implies check size, ownership, board rights, current mandate, or a complete portfolio.
Broaden the query or filters. An undisclosed relationship is not treated as zero.
0 results
Page 1 / 1
No investor selected.
Optional relationship viewOpen investor coverage analyticsDisclosure counts, not investment value or portfolio shareOpen insights
Most repeated named investors
Distinct covered companies in validated investment disclosures
Company count
Official and company-distributed investment announcements · through 4 Aug 2026Distinct covered companies · scope retained · not total portfolioView chart data
Named investors by distinct covered company count
Investor
Companies
Lead roles
Qatar Investment Authority
4
0
Fidelity Management & Research Company
3
1
Invest-NL
3
1
Maverick Silicon
3
1
Samsung Catalyst Fund
3
1
European Innovation Council Fund
3
0
Intel Capital
3
0
NVIDIA
3
0
Prosperity7 Ventures
3
0
Tiger Global
2
2
Atreides Management
2
1
Export Development Canada
2
1
Innovation Industries
2
1
Temasek
2
1
AMD
2
0
BlackRock-managed funds and accounts
2
0
British Patient Capital
2
0
Cambium Capital
2
0
Disclosed relationship roles
Role and scope labels retained from the announcement
Relationship count
VLSI Market investment-disclosure ledger · 4 Aug 2026Named relationship count · scope retainedView chart data
Named relationship count by disclosed role
Role
Relationships
Participant
118
Existing participant
49
Strategic investor
30
Co-lead
25
Lead
16
Capital backer
3
Final-close investor
3
Continuous correction
Add the investor or source we missed.
Feedback is free, public-source friendly, and delivered to VLSI Korea with this page context.
OPEN CORRECTION LOOP
Tell us what is missing or wrong.
Attach a public source when possible. Feedback is delivered to VLSI Korea; this page does not keep a public copy.
